SSTL_3, V, defined in EIA/JESD ; SSTL_2, V, defined in EIA/ JESDB used in DDR among other things. SSTL_18, V, defined in. STUB SERIES TERMINATED. LOGIC FOR VOLTS (SSTL_2). EIA/JESD SEPTEMBER ELECTRONIC INDUSTRIES ALLIANCE. JEDEC Solid State . SSTL (JESD, JESDB, JESD). • HSTL (JESD). LVTTL and LVCMOS were developed as a direct result of technology scaling. With each reduction in.

Author: Sak Aralkree
Country: Saudi Arabia
Language: English (Spanish)
Genre: Software
Published (Last): 26 January 2016
Pages: 222
PDF File Size: 5.51 Mb
ePub File Size: 5.10 Mb
ISBN: 165-8-14783-120-5
Downloads: 23997
Price: Free* [*Free Regsitration Required]
Uploader: Mamuro

NOTE 2 A 1. Note however, that all timing specifications are still set relative to the ac input level.

Stub Series Terminated Logic

This can be expressed by jjesd8 or equation An example of this may be address drivers on a memory board. The system designer can be sure that the device will switch state a certain amount of time jesdd8 the input has crossed ac threshold and not switch back as long as the input stays beyond the dc threshold.

The relationship of the different levels is shown in figure 1. Clearly it is not the intention to show all possible variations in this ejsd8.

With a series resistor of 25? The Standards, Publications, and Outlines that they generate are accepted throughout the world. An example b9 shown in figure 8. If the driver maintains a resistance lower than the Maximum On Resistance, more than the mV will be presented to the receiver. Typically the value of VREF is expected to be 0. Vx ac indicates the voltage at which differential input signals must be crossing.


The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. O rgan iz atio ns m ay ob tain perm issio n to rep rod uce a lim ited n um b er o f co pies thro ugh enterin g in to a licen se agreem en t.

The specifications are quite different from traditional specifications, where minimum values for VOH and maximum values for VOL are set that apply to the entire supply range. The second clause defines the minimum dc and ac input parametric requirements and ac test conditions for inputs on compliant devices.

However in order to provide a basis, the driver characteristics will be derived in terms of a typical 50?

The test circuit is assumed to be similar to the circuit shown in jesr8 5. AC jdsd8 conditions may be measured under nominal voltage conditions as long as the supplier can demonstrate by analysis, that the device will meet its timing specifications under all supported voltage conditions.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met. In this non binding section we will show some derived applications. An example of this is shown in figure 6. One advantage of this approach is that there is no need for a VTT power supply. Days after publication of this standard in Mayit was brought to the iesd8 of the sponsor that there were errors in Table 4.

An example jesf8 shown in figure 7. However a Class II buffer would dissipate more power due to its larger current drive and thus might require special cooling.


VTT is specified as being equal to 0. However, the drivers are connected directly onto the bus so there are no stubs present. In that case, the designer may decide to eliminate the series resistors entirely. The standard is particularly intended to improve operation in situations where busses must be isolated from relatively large stubs. F or info rm ationcon tact: While driver characteristics jeesd8 derived from a 50? The system designer will be able to vary impedance levels, termination resistors and supply voltage and be able to calculate the effect on system voltage margins.

Note however, that all timing specifications are still set relative to 9bb differential ac input level. This is illustrated in figure 2. The standard defines a reference voltage VREF which is used at jsed8 receivers as well as a voltage VTT to which termination resistors are connected. Almost representatives, appointed by some JEDEC member companies work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike.

Stub Series Terminated Logic – Wikipedia

The tester may therefore supply signals with a 1. If you have downloaded the file prior to date of errata please reprint page 7. Under these conditions VOH is 1. See also figure 2.